Open-Source EDA Driving AI Adoption in Chip Design: San Diego Meetup

Join AsFigo—trailblazers in open-source SVA, UVM Lint, and simulation workflows since 2023—for an exclusive San Diego meetup where we will unpack the next era of semiconductor innovation.
  • MS Teams link: https://teams.microsoft.com/meet/39182483503977?p=BgU2EhioUoKoNVfOfR 
  • Date: Thursday, July 30, 2026
  • Time: 5:30 PM – 7:30 PM (PDT)
  • Location: Capital One Café - San Diego (Community Room 1) | 4311 La Jolla Village Drive, San Diego, CA, 92122
  • Format: Hybrid (In-Person & Virtual via MS Teams)
  • Hosted By: AsFigo (UK)
  • Cost: Free (Registration Mandatory)

The Next Wave of Semiconductor Innovation

The semiconductor landscape is undergoing a massive paradigm shift. As hardware complexity skyrockets, traditional Electronic Design Automation (EDA) workflows are meeting their match. Enter open-source EDA and artificial intelligence—a powerful combination that is tearing down barriers, accelerating innovation, and transforming how modern chips are designed, verified, and optimized.

Whether you're working in local tech hubs, conducting research or studying at local universities, or tuning in from anywhere around the globe, join us on Thursday, July 30, 2026, for an exclusive hybrid tech meetup exploring the cutting edge of open-source hardware toolchains and AI-driven workflows.

Featured Expert Talks & Agenda

We have lined up an exceptional roster of speakers diving deep into modern verification, linting, and AI integration:

  • SVALint – Hariharan Seshadri, Silicon Sethu
  • PyUVM (Latest Updates) – 
  • CNSTLint – Nambi, Lyle Technologies
  • AI-Driven Coverage Closure with Open-Source EDA – Srinivasan Venkataramanan, AsFigo

Event Logistics & Registration

Secure Your Spot

Admission is 100% free, but advance registration is required for both in-person and virtual participation.

Register Here via Google Form (https://tinyurl.com/asfigosd)

Come connect with fellow engineers, researchers, and tech enthusiasts as we discuss how open-source EDA and AI are reshaping the future of silicon!

Comments

Post a Comment

Popular posts from this blog

Cracking the UVM-Verilator Code: 50+ IPs, AI Guardrails, and the Open-Source North Star

UVM on Verilator Isn’t Impossible. It’s Just Hard. We Did It Anyway. The “standard” line in the industry: UVM and Verilator don’t mix. Enterprise-grade open-source verification is a fantasy. So we put that claim under load. ✔ 50+ production UVCs ported ✔ 35 + non-obvious failure modes uncovered ✔ Converted into UVMLint and SVALint rules ✔ AI guardrails to prevent regressions This post is the why and what; the how and numbers are for the room at Hacker Dojo.  This is production-grade code—the kind that tapes out chips—running on open-source infrastructure. The implication is bigger than a port: Reduced dependency on closed ecosystems. Negotiating leverage with EDA vendors. Strategic control over your verification stack. If you’re a semiconductor company exploring Verilator for serious IP, don’t start from scratch. Start from the team that already mapped the minefield. 📅 Join us at the Hacker Dojo Next Thursday, the AsFigo team...
Read more

Call for Collaboration: Seeking Public UVM Environments for Verilator 5.0+ Porting

The transition of SystemVerilog UVM environments to open-source simulators presents specific technical challenges. While Verilator 5.0+ has expanded support for various SystemVerilog constructs, the industry still lacks a documented and repeatable path for certain UVM-specific behaviors. In parallel, we aim to curate a public vault of UVM repositories that have been successfully ported to Verilator. AsFigo is initiating a collaborative effort to document these gaps, and we are looking for engineers, researchers, and students to contribute original UVM codebases to this effort.  Link to Google Form: Submit Your code base The Technical Focus This effort intentionally moves beyond minimal or illustrative examples. We are seeking unique, original UVM implementations that reflect realistic UVM environments and non-trivial SystemVerilog usage found in real-world verification flows. Infrastructure Components: Memo...
Read more

Breaking the License Barrier: The World’s First UVM + Verilator Hands-On Bootcamp - Mar-1, Sunday 3-5 PM PST

Remote link:  AsFigo UVM Verilator Bootcamp | Meeting-Join | Microsoft Teams For decades, the power of UVM (Universal Verification Methodology) has been locked behind the high-cost gates of commercial simulators. At AsFigo , we believe the future of silicon verification belongs to the community. We are breaking those gates down to empower a new generation of verification engineers. A Community Milestone The dream of open-source UVM is the result of a massive, multi-year industry effort. Foundations laid by the CHIPS Alliance, DARPA, Google, and Antmicro have reached a critical tipping point. This movement was fueled by the relentless technical contributions of pioneers such as Wilson Snyder, Geza Lore, Krzysztof Bieganski, et al. , whose work over the last several years made the "impossible" possible. The public breakthrough for UVM support in Verilator was announced in late 2023. On that very day, we at AsFigo successfully ported a complete APB UVC and...
Read more