Join AsFigo at DAC: AI Panel & Open-Source SVA Linting

We are heading to the Design Automation Conference (DAC) to participate in the Open-Source EDA Birds of a Feather (BoF) session on Tuesday, July 28.

If you are attending DAC and are interested in how AI is changing our workflows, or if you want to streamline your verification process, we’d love for you to join us. Srinivasan Venkataramanan (Srini) will be representing AsFigo in two different sessions during the evening. Here is where you can find us:

1. Panel Q&A: Rethinking Skill Sets in the Age of AI

What it’s about: As generative AI tools find their way into silicon design, the day-to-day role of the engineer is shifting. This panel brings together perspectives from industry and academia (including ASU, Columbia, ETH Zurich, and Brown University) to discuss how we need to adapt our engineering skill sets when implementation details become automated and architectural choices matter more than ever.

2. Lightning Talk: SVALint (https://open-source-eda-birds-of-a-feather.github.io/)

  • Session: VI. Lightning Round and Closing Remarks
  • Time: 9:10 PM - 9:30 PM
  • Topic: SVALint: An Open-Source, Build-Your-Own Linter for SystemVerilog Assertions

What it’s about: Writing effective assertions is critical, but enforcing style and syntax standards across a team can be painful. We will be introducing SVALint, a highly customizable, open-source linter designed specifically to parse and check SystemVerilog Assertions (SVA). If you are looking for a lightweight, extensible way to keep your verification suite clean, come catch this quick demo.

Event Details

  • Event: Open-Source EDA Birds of a Feather (BoF) at DAC
  • Date: Tuesday, July 28
  • Time: 8:30 PM - 9:30 PM (covering both our panel and lightning talk back-to-back)

Let's Connect

If you'd like to meet up at DAC, have questions about SVALint, or just want to chat about open-source verification:

  • In Person: Grab Srini right after the Lightning Round at 9:30 PM.
  • Online: Connect with us on LinkedIn or drop us a message at asfigo.ai [at] gmail [dot] com.

Comments

Post a Comment

Popular posts from this blog

Cracking the UVM-Verilator Code: 50+ IPs, AI Guardrails, and the Open-Source North Star

UVM on Verilator Isn’t Impossible. It’s Just Hard. We Did It Anyway. The “standard” line in the industry: UVM and Verilator don’t mix. Enterprise-grade open-source verification is a fantasy. So we put that claim under load. ✔ 50+ production UVCs ported ✔ 35 + non-obvious failure modes uncovered ✔ Converted into UVMLint and SVALint rules ✔ AI guardrails to prevent regressions This post is the why and what; the how and numbers are for the room at Hacker Dojo.  This is production-grade code—the kind that tapes out chips—running on open-source infrastructure. The implication is bigger than a port: Reduced dependency on closed ecosystems. Negotiating leverage with EDA vendors. Strategic control over your verification stack. If you’re a semiconductor company exploring Verilator for serious IP, don’t start from scratch. Start from the team that already mapped the minefield. 📅 Join us at the Hacker Dojo Next Thursday, the AsFigo team...
Read more

Call for Collaboration: Seeking Public UVM Environments for Verilator 5.0+ Porting

The transition of SystemVerilog UVM environments to open-source simulators presents specific technical challenges. While Verilator 5.0+ has expanded support for various SystemVerilog constructs, the industry still lacks a documented and repeatable path for certain UVM-specific behaviors. In parallel, we aim to curate a public vault of UVM repositories that have been successfully ported to Verilator. AsFigo is initiating a collaborative effort to document these gaps, and we are looking for engineers, researchers, and students to contribute original UVM codebases to this effort.  Link to Google Form: Submit Your code base The Technical Focus This effort intentionally moves beyond minimal or illustrative examples. We are seeking unique, original UVM implementations that reflect realistic UVM environments and non-trivial SystemVerilog usage found in real-world verification flows. Infrastructure Components: Memo...
Read more

Breaking the License Barrier: The World’s First UVM + Verilator Hands-On Bootcamp - Mar-1, Sunday 3-5 PM PST

Remote link:  AsFigo UVM Verilator Bootcamp | Meeting-Join | Microsoft Teams For decades, the power of UVM (Universal Verification Methodology) has been locked behind the high-cost gates of commercial simulators. At AsFigo , we believe the future of silicon verification belongs to the community. We are breaking those gates down to empower a new generation of verification engineers. A Community Milestone The dream of open-source UVM is the result of a massive, multi-year industry effort. Foundations laid by the CHIPS Alliance, DARPA, Google, and Antmicro have reached a critical tipping point. This movement was fueled by the relentless technical contributions of pioneers such as Wilson Snyder, Geza Lore, Krzysztof Bieganski, et al. , whose work over the last several years made the "impossible" possible. The public breakthrough for UVM support in Verilator was announced in late 2023. On that very day, we at AsFigo successfully ported a complete APB UVC and...
Read more