The AsFigo UVM GitHub Challenge: Earn Your Complimentary UVM Bootcamp Seat

🚀 The AsFigo GitHub Challenge: Earn Your Seat

We are looking for committed builders to join us at JCNC on March 1st for the world’s first UVM Verilator Bootcamp. We want to see your UVM fundamentals in action, and in return, we’re offering a path to join us through technical contribution.

The Reward

We are opening 5 Complementary Seats ($40 value each) for top contributors who demonstrate their work in the open-source ecosystem.

The Challenge: Prove Your Build

To be eligible for a complementary seat, you must showcase your UVM skills on GitHub:

  • The Content: A public GitHub repository featuring 2 unique, small UVCs (or a mini-environment) you have built.
  • The Proof: Your repo must include a clean file list (.f) and a simulation log proving a "Pass" status from any simulator (e.g., EDA Playground).
  • The Deadline: Submit your GitHub link by Sunday, Feb 22nd, 11:59 PM PST.

Why Enter?

This isn't just a lecture. At the bootcamp, we will assist you in attempting to port your own UVCs into the AsFigo "Tool-Agnostic" style. Bring your laptop, bring your GitHub code, and let’s work together to run your environment seamlessly on Verilator.

How to Participate

For full details on the bootcamp and the "Breaking the License Barrier" mission, visit:
AsFigo Bootcamp Details

Ready to submit your GitHub link? Follow the submission instructions here:
Submission & Collaboration Link

See you in Milpitas! Let's build a license-free UVM future.

Comments

Post a Comment

Popular posts from this blog

Join Us in Cambridge - Advancing Chip Verification with UVMLint & SVALint

AsFigo invites you to our next technical session, focused on enabling semiconductor design teams to adopt open-source EDA tools—especially for testbench linting workflows. Remote-dial-in link:  UVMLint meetup - Cambridge, June 27 | Meeting-Join | Microsoft Teams 📍 Event: UVMLint & SVALint – Enablers to Move Your Chip Design Ahead 📅 Date: Friday, June 27, 2025 🕙 Time: 10:00 AM to 12:00 Noon (UK Time) 📌 Location: Wellington House, East Road, Cambridge, CB1 1BH, United Kingdom ☎ Phone: +44 1223 451000 🌐 Format: Hybrid (in-person & remote via Microsoft Teams) 💡 Cost: Free (registration required - https://forms.gle/upzLGyWJbRnbgRzU7 ) After a successful SVALint session in Reading, UK, we’re bringing this discussion to Cambridge—one of the UK’s most active semiconductor hubs. This event is geared toward engineers working in UVM based verification, formal verification, and testbench architecture using UVM and SVA. Ag...
Read more

SVALint Technical Meetup – Reading, UK

SVALint Technical Meetup – Hybrid Event in Reading, UK AsFigo invites engineers and verification professionals to a focused technical meetup on SVALint —an open-source static verification abstraction linting framework. The event takes place on Sunday, 8 June 2025 , from 15:00 to 18:00 BST , hosted in a hybrid format (face-to-face and online). Register via:  https://forms.gle/qo8TBczXjNk62yAP6   Venue (In-Person) Meeting Room-5, First floor,  Novotel Reading Centre 25B Friar Street – RG1 1DP, Reading – United Kingdom T +44 (0) 1189 522 610 novotel.com/5432 Virtual Attendance Join via Microsoft Teams Why SVA Linting? SystemVerilog Assertions (SVA) play a critical role in ensuring correctness in complex verification environments. However, poorly structured assertions can hurt simulation performance, complicate debugging, or lead to ambiguous semantics. Linting SVAs helps catch such issues early—enforci...
Read more

UVMLint user group at Chennai - Widened scope to OpenPOWER

Open Source Chip Design & Verification Event – Chennai 2025 Open Source Chip Design & Verification Event – Chennai 2025 The open-source hardware movement is shaping the future of semiconductor innovation, and you’re invited to be part of it! Join us at the Open Source Chip Design and Verification Event – Chennai 2025 , where experts in the field will share insights on open silicon, FPGA development, and SystemVerilog tooling. 📅 Date: April 5th, 2025 ⏰ Time: 3:00 PM – 5:00 PM 📍 Venue: Object Automation System Solutions Inc., Chennai Speakers Srinivasan Venkataramanan (AsFigo, UK)  – svck: A Lightweight and Extensible SystemVerilog Linter Kirupanithi RP (Object Automation) – Building Custom Chips with OpenPOWER Hemamalini Sundaram (VerifWorks) – UVMLint - case studies VP Sampath Ram (Bharath Semiconductor Society) – FPG...
Read more