Solving the $100k AI-EDA Bottleneck: Insights from DVCon US ‘26

If you missed the Birds of a Feather (BoF) session at DVCon US '26 in Santa Clara, hosted by AsFigo, you missed a critical conversation about the structural barrier facing silicon design: AI is currently too expensive to fail.

While Large Language Models (LLMs) have become proficient at generating Verilog syntax, the industry is hitting a wall we call the $100k AI-EDA Bottleneck. To move from "cool demos" to production-ready chip design collaterals (RTL, SVA, UVM, SDC, Synthesis, Physical design scripts all the way upto GDS-II), we must solve the hallucination problem without bankrupting the project on EDA licenses.

The Problem: The "EDA License Tax" on Reasoning

Agentic AI—systems that autonomously iterate on design and verification—thrives on a "Trial-Error-Correct" loop. An agent might require thousands of simulation or linting runs to prune logic hallucinations and refine a complex IP block. In a traditional workflow, every one of those "agentic thoughts" requires a commercial EDA seat.

At current licensing costs, using a "Golden" commercial simulator to catch a simple syntax error or a basic logic flaw is economically non-viable. The ROI on AI vanishes before the first gate is synthesized.

The Solution: Open-Source Guardrails

The architecture discussed at DVCon, and championed by AsFigo, leverages a high-performance "Utility" layer of open-source tools to act as an automated immune system. By decoupling iterative reasoning from final sign-off, we create a cost-effective path to silicon reality.

  • The Linter Triage: Built on a custom BYOL model, platforms such as Verible (from Google), Slang/PySlang provide immediate, zero-cost feedback to the AI agent.
  • Logic Hardening: SVALint and UVMLint ensure the AI-generated code respects industry-standard assertions and UVM structures before it ever touches a commercial tool.
  • The Feedback Loop: Error logs from these open-source engines are fed back into the LLM, allowing the agent to "self-correct" its hallucinations in a sandbox environment.

Announcing the DVCon '26 Video Series

Over the coming days, we are releasing a series of short technical deep-dives (2–5 minutes each) featuring our BoF panelists. Each segment breaks down a specific pillar of this AI-native flow:

Act 1: The Commercial IP & The Agentic Loop

Deepak Tala (SmartDV) and Shashank Chaurasia (MooresLab AI) discuss the friction of delivering high-revenue IP and how "EDA-tool-in-the-loop" methods harden open-source outputs to industrial standards.

Act 2: The Next-Gen Flow & The Talent Pipeline

Clifford Cummings (Sunburst) and Akash Levy (Silimate) explore how Cloud + Open-Source enables expert education and real-time PPA feedback without the "License Gate."

Act 3: Enterprise Scale & Secure Infrastructure

Yatin Trivedi (Capgemini) and Asif ETV (HPC Infra) outline the move from ad-hoc AI setups to the rigid guardrails and professional-grade infrastructure required for global engineering teams.

The Takeaway: Guardrails aren't just for safety; they are an economic necessity. Stay tuned as we release these segments and explore how open-source platforms provide the "stable floor" that makes Agentic AI for silicon possible.

Comments

Post a Comment

Popular posts from this blog

Join Us in Cambridge - Advancing Chip Verification with UVMLint & SVALint

AsFigo invites you to our next technical session, focused on enabling semiconductor design teams to adopt open-source EDA tools—especially for testbench linting workflows. Remote-dial-in link:  UVMLint meetup - Cambridge, June 27 | Meeting-Join | Microsoft Teams 📍 Event: UVMLint & SVALint – Enablers to Move Your Chip Design Ahead 📅 Date: Friday, June 27, 2025 🕙 Time: 10:00 AM to 12:00 Noon (UK Time) 📌 Location: Wellington House, East Road, Cambridge, CB1 1BH, United Kingdom ☎ Phone: +44 1223 451000 🌐 Format: Hybrid (in-person & remote via Microsoft Teams) 💡 Cost: Free (registration required - https://forms.gle/upzLGyWJbRnbgRzU7 ) After a successful SVALint session in Reading, UK, we’re bringing this discussion to Cambridge—one of the UK’s most active semiconductor hubs. This event is geared toward engineers working in UVM based verification, formal verification, and testbench architecture using UVM and SVA. Ag...
Read more

SVALint Technical Meetup – Reading, UK

SVALint Technical Meetup – Hybrid Event in Reading, UK AsFigo invites engineers and verification professionals to a focused technical meetup on SVALint —an open-source static verification abstraction linting framework. The event takes place on Sunday, 8 June 2025 , from 15:00 to 18:00 BST , hosted in a hybrid format (face-to-face and online). Register via:  https://forms.gle/qo8TBczXjNk62yAP6   Venue (In-Person) Meeting Room-5, First floor,  Novotel Reading Centre 25B Friar Street – RG1 1DP, Reading – United Kingdom T +44 (0) 1189 522 610 novotel.com/5432 Virtual Attendance Join via Microsoft Teams Why SVA Linting? SystemVerilog Assertions (SVA) play a critical role in ensuring correctness in complex verification environments. However, poorly structured assertions can hurt simulation performance, complicate debugging, or lead to ambiguous semantics. Linting SVAs helps catch such issues early—enforci...
Read more

Cracking the UVM-Verilator Code: 50+ IPs, AI Guardrails, and the Open-Source North Star

UVM on Verilator Isn’t Impossible. It’s Just Hard. We Did It Anyway. The “standard” line in the industry: UVM and Verilator don’t mix. Enterprise-grade open-source verification is a fantasy. So we put that claim under load. ✔ 50+ production UVCs ported ✔ 35 + non-obvious failure modes uncovered ✔ Converted into UVMLint and SVALint rules ✔ AI guardrails to prevent regressions This post is the why and what; the how and numbers are for the room at Hacker Dojo.  This is production-grade code—the kind that tapes out chips—running on open-source infrastructure. The implication is bigger than a port: Reduced dependency on closed ecosystems. Negotiating leverage with EDA vendors. Strategic control over your verification stack. If you’re a semiconductor company exploring Verilator for serious IP, don’t start from scratch. Start from the team that already mapped the minefield. 📅 Join us at the Hacker Dojo Next Thursday, the AsFigo team...
Read more